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Abstract 
Power balancing algorithm and dc fault ride through strategy in a DC grid with a DC hub are proposed in this article. LCL dc hub 
is used in the DC grid to match different voltage levels and to prevent DC fault spreading. An automatic power balancing control is 
developed for the hub controller, and for DC grid terminals including wind farms and passive AC loads. Collectively these controls 
enable power balancing for any DC fault without the need for hardware braking systems. The challenges of 
connecting/disconnecting of DC grid segments and a DC Grid black start with non-isolated dc hubs are resolved with new controls 
and specific operating sequence. A 3-terminal test dc grid is developed using a 3-port LCL dc hub where one terminal is connected 
to a wind farm, another terminal is connected to an ac grid and a third terminal to a passive ac load. Simulations on this difficult test 
system are performed for a range of DC faults, power steps and a black start using PSCAD/EMTDC and results verify conclusions. 
1 Introduction 
With the increasing size of offshore power parks and the need for new interconnectors, there has been growing 
interest in developing DC grids [1]-[6]. The dc grid technology faces the challenges such as the lack of appropriate DC 
circuit breakers, power flow control difficulty in meshed DC grid, interconnecting DC transmission lines with 
different DC voltages, protection and reliability issues [1]-[4]. 
The multiport LCL dc hub [7]-[9] is a new approach in building DC grids which provides possible solution for 
interconnecting multiple DC grid terminals. However in previous studies, only a single DC hub is operated in isolation 
and studies are based on steady-state conditions. Unlike with the dc-dc converters employing ac transformers which 
provide galvanic isolation [10], an inner Inductor-Capacitor-Inductor (LCL) circuit is used in an LCL hub to match the 
voltages between different ports. The inner LCL circuit enables low power loss, high frequency operation, reduced 
footprint and weight [7]-[9]. On the downside, this topology brings voltage matching problems during starting (or 
temporary tripping) of the ports of the hub, which will be studied in this paper. 
A particular challenge arises with DC grid terminals that cannot contribute to power balancing. The grid code 
usually requires the integrated wind farms to remain connected for certain duration of time when the ac or dc grid is at 
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fault [11]. During the fault, there will be mismatch between the generated wind power and the power that can be 
absorbed by the grid, which can result in over-speeding or over-voltages. These issues have not been studied when 
wind farm is connected to a DC grid constructed by DC hubs. 
Two strategies exist in the literature to maintain power balance during grid faults. The common method is to 
dissipate the surplus wind power using hardware devices such as dynamic braking resistor at the grid level [12]-[13]. 
Such method requires significant amount of additional capital investment.  
Another method is a combination of fast wind power reducing control and the fast dynamic braking system at each 
wind power generator [14]-[16]. Reference [14] proposed fuzzy logic controller for temporary blocking the VSC 
converters connected to induction wind generators. AC voltage at the wind farm side is uncontrolled in such case 
which might bring problems. Reference [15] proposed a method of controlled wind farm ac voltage reduction to zero 
during ac grid fault. This method is suitable for point-to-point HVDC systems but not necessary for a dc grid as 
segments of the dc grid can remain operational if one DC Terminal is at fault. Control strategies for AC fault ride 
through in multi-terminal HVDC grids were studied in [16], while dc fault ride through was not studied.  
The present paper will study an automatic power balancing strategy and dc fault ride through of a dc grid 
constructed with LCL DC hub, and incorporating multiple terminals that cannot actively balance powers. 
2 Test DC grid with the LCL hub 
2.1 Test DC grid 
DC grid building using DC hubs might be beneficial where DC terminal voltages are different, or where grid 
protection based on DC CB is not adequate [7]-[8], [17].  
Fig. 1(a) shows a 3-terminal dc grid with a 3-port LCL dc hub embedded. This test grid is simple to facilitate 
simulation, but it is designed to include all operational challenges [18]. Two out of three terminals operate on local 
power order and have no capability of power balancing. 1.1GW VSC1 is connected to a PMSG based wind farm; 
0.6GW VSC2 to an AC grid and 0.5GW VSC3 to a passive resistive load. DC voltage levels at each terminal are 
different and only terminal 2 has bidirectional power capability but it can take only 55% wind farm power. The DC 
cables are of 140km, 200km and 35km for terminals 1, 2 and 3 respectively. Power capacities of each port of the DC 
hub are different and are respectively 1.1GW, 0.6GW and 0.5GW. 
2.2 Topology and basic operating principles of LCL DC hub 
Fig. 1(b) presents the circuit diagram of the 3-port LCL DC hub [7]. The hub is able to match different DC voltage 
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levels at each terminal without the need of employing AC transformer. The proper design of inductors and capacitors 
of the inner LCL circuit achieves required AC voltage and current stepping between the ports, just like using 
conventional transformer. This enables optimal power rating for IGBT switches and optimal modulation index for 
each port. The traditional approach employs high frequency AC transformer to match the voltage difference [19], but 
this brings the issues of transformer core loss. Also, control and expansion of a high frequency LCL DC hub are 
simpler than high frequency DC hub based on AC transformers.  
Each port of the LCL dc hub is able to fully use the dc voltage and to operate with a rated modulation index of 
around 1.0 [7]. The modulation method based on square AC waveform as reported in [7] is employed at each port. Any 
number of phases can be selected, but the 4-phase inner hub circuit is selected to improve the reliability of the hub [8]. 
Parameters of the 3-port hub are listed in Table 1, in which Mp is the number of phases and Pir is the rated power per 
phase for port i. Midr and Miqr are the rated d-axis and q-axis modulation indices that enable zero reactive current at 
rated operating point at port i assuming modulation index magnitude of 0.95 [7]. The hub is controlled in a rotating dq 
frame which is common for all ports. In steady state, the coordinate frame is aligned with the angle of phase A voltage 
of the common AC bus [7]. 
The operating frequency (frequency of variables in the inner LCL circuit) is selected to be 1.25kHz which is a good 
compromise between the size of the passive LCL elements and losses in the hub. Further increase of the operating 
frequency reduces size of the AC inductors and capacitors but increases switching power loss of the converter [7]. 
For a fault on any DC line, the hub will inherently maintain current on the faulted port close to rated value, and the 
un-faulted ports need not to be tripped [7]-[9]. When the faulted port is tripped by opening internal AC CBs (for a 
permanent fault) the other ports can resume full power operation. 
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(a) Topology of three-terminal DC Grid constructed by 3-port 4-phase LCL DC hub 
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Fig. 1. Topology of the test dc grid and the LCL DC hub 
 
Table 1 Parameters of 3-port test dc hub 
Port 1 2 3 
Vidc(kV) ±300 ±200 ±150 
Mp*Pir (MW) 1100 600 500 
Li(H) 0.0235 0.040 0.0389 
Ci(uF) 0.257 0.293 0.351 
Midr 0.752 0.501 0.376 
Miqr 0.580 -0.807 -0.872 
Vir(kV) 270.1 180.1 135.1 
Vcr(kV) 324.1 
 
3 Power balance equations inside the LCL DC hub 
3.1 Capacitor voltage equations 
Assuming all hub variables are expressed in the dq rotating frame, the capacitor voltage equations are [7]: 
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where i is the port index, and N=3, Mid and Miq are the d-axis and q-axis modulation indices, Vir and Vcr (which are 
constants) are respectively the rated RMS value of phase voltage viA-viD and the common bus AC voltage vcA-vcD, Vcd 
and Vcq are the dq components of vcA-vcD, ωo=2πfo is the operating frequency of the hub, Li is the inductor of each port, 
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as shown in Fig. 1(b). Note that Vir is dependent on Ei and therefore different for each port, while Vcr is common for the 
hub, as shown in Table 1. 
It is essential to keep the central capacitor voltage constant, and considering (1), we will maintain Vcd to its rated 
value if each Mid is kept at its rated value Midr. Vcq will normally be zero, and it can be adjusted by changing Miq 
according to (2). 
3.2 Power balance in the DC hub 
The active power per phase of a port i is [7]: 
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Assume that the capacitor voltage is maintained to be aligned with the d axis, therefore: 
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where Vc is the RMS magnitude of capacitor voltage. Substitute (5) into (4), a simplified expression of Pi on 
condition of (5) is 
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Equation (6) indicates that Miq can be used to change Pi. If no port of the hub is overloaded, Vcq is maintained to be 
zero and steady state value of Pi equals to corresponding reference value Piref.  
Sum of all the Pi in (4) will always be zero, therefore: 
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Each i
th
 component of the numerator of (7) equals to (6) which is Piref in steady-state while the denominator equals 
to KcVcd (which is constant) according to (1). 
From (7) we conclude that a positive Vcq will show up if the sum of power references in the injecting direction is 
greater than the power references in the absorbing direction. This positive Vcq will inherently act to balance power by 
reducing power on injecting ports and increasing power on absorbing ports, as seen in (4). At the injecting ports, Miq 
will be a positive value, and the positive Vcq will reduce the power of injecting ports accordingly. At the absorbing port, 
Miq will be negative and positive Vcq will further increase the absorbed power. The above analysis concludes that a 
basic inherent power balancing mechanism exists inside the LCL hub. 
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4 DC hub automatic power and voltage balancing  
4.1 Generic control diagram for each port of the hub 
Fig. 2 shows control diagram of each port of a general N-port DC hub. The controller is divided into a q-axis 
controller that outputs Miq and a d-axis loop that outputs Mid. The q-axis controller is composed of an Active Power 
Loop, a q-axis damping loop and a Vcq loop. The d-axis controller is composed of a Vcd loop, a d-axis damping loop and 
a Midr. LPF and BPF respectively stand for low pass filter and band pass filter. 
Each port of the hub employs the same controller. Depending on the function of a port, the poweriqM  may be 
generated by different active power loops. The Fmode is used to select the function of each port. With Fmode=I, a port is 
used to control its transmitted DC power (from DC side to AC side of a port) to its reference value Piref. With Fmode=II, 
a port is used to control its DC terminal voltage Ei, such as port1 and port3 in the test system of Fig. 1. With Fmode=III, 
a port acts as a power balancing port to balance the active power of the hub, such as port2 of Fig. 1. 
The d-axis and q-axis damping loops are used to provide damping during transients. The oscillating components 
may appear in the DC hub because of global LCL and local LC resonances [7]. The oscillating component is extracted 
by passing Vcdpu and Vcqpu through a band pass filter (BPF). 
The Vcd loop is used to control the capacitor voltage based on (1). This control is only required during transients 
which will take effect according to (1) only if Vcd deviates from the rated value. In normal operation, each Mid will be 
close to Midr where Midr is the rated value of Mid. 
4.2 Active power balancing of the hub 
The Vcq loop is used for active power balancing of the hub, which is essentially a droop controller. As analyzed in 
section 3.2, a positive Vcq appears if there is more injecting power than absorbing power of the hub. The Vcq loop 
outputs a negative Mcq in this case and a negative Micq is superimposed on the ports with Fmode=I or II. For absorbing 
power ports, the Miq will be decreasing and if port is at maximum power Miq hit its lower limit of -1.05Miqr,. For 
injecting power ports, the negative Micq reduces Miq so as to actively reduce the injected power. A power balanced state 
could therefore be achieved by actively reducing the power output from the injecting ports. The case of more 
absorbing power than injecting power can be analyzed in a similar way. 
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Fig. 2.Generic control of a port of the LCL DC hub 
 
5 Automatic power balance of the DC grid 
5.1 Grid power balance challenge 
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For the 3-terminal dc grid shown in Fig. 1(a), VSC1 and VSC3 will be used to control the AC voltage and frequency 
of their corresponding ac networks [20]. Correspondingly, port1 and port3 of the LCL dc hub will be configured to 
control the dc voltages (E1 and E3) of DC cable1 and DC cable2. Port2 will then be used to maintain internal power 
balance of the hub while VSC2 is configured to control the dc voltage (Vdc2) of DC Cable2. 
If a fault happens at port 3, DC cable3 or VSC3, port 2 will not be able to absorb the full wind power. The inner hub 
power balancing of section 4 will decrease the port1 power to protect port2 from over loading. However, wind farm is 
still generating full power, and as a result overvoltage happens at dc cable 1. In the meantime, the dc voltage of port 2 
will be increased considering that VSC2 may not be able to evacuate all power from port 2, because of low rating. 
Such scenario may lead to cable 2 over-voltage and could damage port2, DC cable 2 and VSC2. 
If a fault happens at port2, DC cable 2 or VSC2, only the wind power will be used to provide the power supply to the 
passive AC load at terminal 3 of the dc grid, as the wind power is the uncontrollable power source and the passive AC 
load is uncontrollable load. An automatic power balance between the wind power and the passive AC load needs to be 
achieved to prevent overvoltage at DC cable 1 during high wind power profile or prevent collapse of dc voltage at 
cable 3 during low wind power profile. 
In case that fault happens at port 1, DC cable 1 or VSC1, only the AC source at terminal 2 will supply active power 
to the passive load at terminal 3. Since VSC2 has higher power rating than VSC3, fault at the wind power side will not 
bring significant disturbance to the dc grid. 
In case of a fault inside the hub, port3 will not be able to transmit the power required by the resistive load. DC 
voltage of port3 will be decreased and therefore the AC voltage of the load will decrease. A power balance may be 
achieved at lower voltage depending on the control mode at VSC3. If VSC3 prevents the current exceeding the rated 
value, as it is case with all converters, then power will be proportional to DC voltage. 
5.2 Automatic power balancing between port1 and wind farm 
VSC1 controls the voltage and frequency of the AC1 system (offshore isolated AC grid connected to wind farm). 
The control diagram for VSC1 is shown in Fig. 3(a), majority of which is well understood from the literature [20]. The 
proposed supplementary power balancing control is shown in the dashed box of Fig. 3(a). 
In normal operation, 1
pu
dcV  will always be lower than 1.05. Output of the supplementary controller will therefore be 
saturated at 0 and it will not affect the normal operation. In the case of system faults (like faults on port 2 DC or AC 
system) there will be reduced power transfer capability of the hub, and Vdc1 will be increased to be higher than 1.05. 
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Supplementary controller of Fig. 3(a) will output a negative 
1
ref
dU that is added to 1
ref
dU to reduce the AC voltage of 
VSC1. This will result in reduced terminal power at VSC1 and dc overvoltage will be avoided. Once the hub resumes 
its power transfer capability, E1 will be controlled to 1pu by port1, Vdc1 will be lower than 1.05pu, the 1
ref
dU  of Fig. 
3(a) will be restored from negative value up to zero. 
For variable speed wind power generators, inner current control loop will normally be used to prevent overcurrent 
of the power converters [21]-[22]. In the case of reduced AC voltage, the power converters will increase the output 
current until it reaches the upper limits. Power transfer capability of the converter is then reduced because of the 
reduced AC terminal voltage. The local dynamic braking resistor [12] of each wind power generator will 
automatically take action to ensure there will not be over-speed if the dc grid is not able to absorb all the power from 
wind power generator [14]. However the proposed control avoids dynamic braking at wind farm level. 
During variable wind power, the AC voltage in the wind farm will be changed to certain extent; the Vdc1 will also be 
changed. Since E1 can be controlled to 1pu by port1 in steady state, Vdc1 raises to the value of E1 plus the DC voltage 
drop across the DC cable1 which will not be higher than 1.05pu. Also, since a VSC converter is able to control its 
terminal AC voltage while DC voltage is at rated value, the supplementary control will not be activated in normal 
operation such as variable wind power. 
5.3 Automatic power balancing between port3 and the resistive load 
Similarly as VSC1, the main task of VSC3 is to control the AC voltage and frequency of the AC network AC3. Its 
control structure is shown in Fig. 3(b). The dashed box of Fig. 3(b) shows the supplementary controller of VSC3. In 
normal operation, E3 will be controlled by port3, Vdc3 will be higher than 0.97pu, 3
ref
dU  will be saturated at 0 and not 
interfering in normal operation of VSC3. 
In the case when port3 not able to transmit required power to VSC3, port3 will no longer control E3 to 1pu, and Vdc3 
reduces. Once Vdc3 reduces to be lower than 0.97pu, a negative 3
ref
dU  will be superimposed at 3
ref
dU  to reduce AC 
voltage at VSC3 so as to reduce the power extracted by VSC3. This results in degraded performance, rather than system 
collapse and tripping of port3-VSC3. 
The test case of Fig. 1 is specially designed to test all the difficult scenarios, and port 3 is a pure resistive islanded 
load. If VSC3 is connected to an active AC grid and operate in the active power control mode, a simpler power balance 
control can be achieved by adding 3
ref
dU  to the power reference in grid 3 Piref. 
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(a) Control diagram of VSC1 
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(b) Automatic power balancing controller installed at VSC3 
 
Fig. 3. Control diagram of VSC1 and VSC3 with power balancing controller.  
5.4 Finite state machine of power balancing process for a general DC grid 
Fig. 4 gives a finite state machine [23] of the power balancing process for a general DC grid which may include 
more than 2 power terminals and more than 1 balancing terminal. The system will normally be operated at power 
balanced state but it can move to one of the two unbalanced power states. Normally, the balancing terminals (like 
terminal 2 in the above test system) will be able to balance the power through DC voltage control which may also 
include some droop control. This method will not be adequate if some terminals or some ports are at fault. 
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Fig. 4 Finite state machine of the DC grid power balance. 
 
If there is more injecting power, but balancing ports are unable to balance power, then positive Vcq will show up in 
the hub. With a positive Vcq, the Vcq loop in Fig. 2 automatically outputs a negative Mcq to reduce the Miq at all the ports. 
The Miq at the absorbing ports will be bounded at the lower limit of -1.05Miqr because of a fault in the absorbing 
capacity in the DC grid, while the Miq at the injecting ports will continue to decrease so as to decrease the power at the 
injecting ports. DC line voltage associated with the injecting ports will be automatically increased as the injecting port 
is not able transfer all the DC power fed from external injecting terminals. Once the DC line voltage is higher than 
1.05pu, the supplementary control in Fig. 3(a) exits the saturation state and will reduce AC voltage at the injecting 
ports which will reduce power injected to the DC grid. This will lead to power balance state. The process is similar for 
more absorbing power.  
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6 Restart sequence of the LCL DC hub and DC Grid 
6.1 Overvoltage challenges for dc hub restart after a fault 
Normally, in a DC hub, the AC voltages at each port can be different and correspond to rated voltages of the 
connecting DC systems. In the test system, port3 equipment is rated for 300kV but the port 1 is rated for 600kV and the 
central capacitor voltage will be 20-30% higher than the voltage of the port1[7]. The voltage stepping between ports is 
achieved by the voltage drop across inductors caused by controlled AC current [7] inside the hub. If the current is not 
running, then Thevenin open circuit voltage (capacitor voltage) applies at the port. This may lead to port overvoltage 
only if there is no DC voltage on the particular port.  
Another very important operating situation arise in the case that the firing pulses of a port are blocked, but the port 
AC CB (shown in Fig. 1(b)) is closed as it might be the case for recovery after a serious fault, in which case the port 
becomes a diode bridge. If DC side of the particular port is in open circuit condition, the DC voltage at the port will be 
charged up to the peak line-line capacitor voltage which is calculated as.  
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The actual value for the capacitor voltage can be calculated knowing that port AC voltage Vir is directly linked to the 
DC voltage according to [7]:  
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The capacitor voltage Vcr is typically 20% higher than the highest Vir. The peak line-line value of the four-phase 
common AC bus voltage is therefore: 
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Therefore, for the port with highest Ei, there will be about 45% over-voltage. For a port with low Ei, significant 
over-voltage may happen if DC side is open circuit while IGBTs are tripped. 
If the IGBTs are operating, closed loop DC voltage control and power balance control will ensure firm DC voltage 
and this implies that there is no port overvoltage. From the above analysis, it is concluded that when IGBTs are tripped 
for ports with its DC side open-circuit, the port AC CB should also be tripped thus isolating the port from the hub. 
It is also essential that the port AC CB is located on the central capacitor side (not on the converter side) of the LC 
circuit since this provides some delayed voltage rise when connecting the port to the energized hub. As it will be 
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shown in the simulation section, a port can be operated as a diode bridge for up to 20ms which is sufficient to enable 
simple coordination between AC CB and IGBT tripping. 
6.2 Restart of the LCL DC hub 
To avoid the port overvoltage during restarting, firing pulses of IGBTs should be enabled as long as the port is 
connected to the hub. In practice this can be achieved with simple interlocking logic at each port. If this approach is 
followed any port can be used to energize the hub (including the high voltage port). 
A DC hub can be restarted using the following procedures: 
1) Before restarting the hub, at least one port is supplied with DC voltage. Activate port control at zero power. The hub 
capacitor voltage vc may not reach its rated value as the closed loop hub capacitor voltage control has not been put 
into service at this state.  
2) Enable the firing pulse of each port and increase each Mid gradually to its rated value Midr. This will establish all 
other DC voltages but their values will be below rated values. 
3) Enable the closed loop controller of Fig. 2 on all ports to bring up AC capacitor voltage and DC voltage of each port 
to their respective rated value. 
6.3 Connecting a standby port to an operating hub 
If the DC system of the standby port is energized, the standby port could be operated as one port hub to synchronize 
its capacitor voltage with the central capacitor voltage of the hub. Control of the capacitor voltage of the standby port 
can be confirmed from (1) considering hub as 1-port (N=1). After synchronization, the AC CB of the standby port will 
close.  
If the DC system of a port is not energized, the standby port could be started by firstly connecting to the common 
buses through its AC circuit breakers, and then enabling the firing pulses of IGBTs. A small delay is allowed between 
AC CB closing and IGBT activation, as discussed. Once IGBTs are activated, DC voltage of the port will be increased 
by its controller such as demonstrated in Fig. 2(a) with Fmode=II. This method is applied for starting dead DC system 
using DC hub. 
6.4 Malfunction of the AC circuit breaker of the Hub 
The hub relies on the AC circuit breaker to isolate the faulted DC transmission line from the AC circuit of the hub. 
This section will analyze the impact of malfunction of the AC circuit breaker on the security and operation of the hub. 
In the case that AC CB of a faulted port fail to open, the IGBTs of the faulted port can remain operating or be tripped 
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as the design of the LCL DC hub ensures that there will be no damaging overcurrent at the faulted port and the DC 
voltage of the faulted port will be clamped around zero [7],[9]. 
According to (1), the d-axis common bus AC voltage with a port f subjected to dc fault can be calculated by  
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Where index f indicates the f
th
 port is subjected to DC fault. The Vcd will be lower than the nominal value calculated 
from (1) but still maintains quite high value. The hub is still able to maintain partial power transfer capability even 
with the DC fault consistently presented at one port without being isolated by the AC CB. 
7 Test System simulation results 
7.1 Connecting un-energized port3 to operating hub 
Fig. 5(a)-(b) presents simulation of connecting a standby port 3 to an operating hub. The system of Fig. 1(a) was 
running as a 2-terminal dc system with 600MW wind power before 2.0s. The AC3, VSC3, DC cable3 and port3 were 
dead networks before 2.0s. At 2.0s, AC CB of port3 is connected to the common AC bus of the hub. 
Fig. 5(a) shows the dc voltage E3 where “blocked” represents that IGBTs of port3 are blocked after connection of 
AC CB, “Delay40ms”, “Delay20ms” and “No Delay” represents IGBTs are enabled 40ms, 20ms and no delay after 
connection of AC CB. IGBTs of VSC3 are blocked in this test, but similar results are obtained if VSC3 is operating. 
Fig. 5(a) shows that there will be dc over voltage if the enabling of IGBTs of port3 is prolonged more than 20ms 
after closing the AC CB. Fig. 5(b) gives curves of ac currents of port3, where only the phase currents with largest peak 
value are shown. We can see that there is 2pu overcurrent only if enabling IGBTs is delayed 40ms after operation of 
AC CB. 
We can conclude from Fig. 5(a) and (b) that there will not be over voltage or over current if the IGBTs of an 
un-energized/standby port is enabled timely(within 20ms) after operating the AC CB of a port. 
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(a) DC voltages when connecting port3 to operating hub 
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(b) Maximum AC currents when connecting port3 to operating hub 
Fig. 5. Simulation results of starting a port 
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7.2 Simulation of restart of the DC Grid 
Assuming that a serious fault has brought down the whole system Fig. 6 shows the key variables of the DC grid 
restart process. Before the startup, all the DC capacitors are discharged.  
 0-0.1s: Only AC2 is alive and VSC2 diodes establish E2. 
 0.1s: Enable firing pulses of VSC2 and VSC2 controls Vdc2; 
 0.5s: Close all AC CBs in the hub and enable firing pulses on all ports simultaneously (non-simultaneous in the 
range of tens of ms will not bring over-voltage to the lower voltage ports). 
 0.5s-0.7s: Each Mid is ramped to its respective rated value.  
 0.7s: port1 and port3 begin to control E1 and E3 while Port2 begins to control Vcq. At this stage the DC hub is 
energized with all DC and inner AC voltages at 1pu and the hub operates at zero power. 
 1.2s: Firing pulses of VSC1, VSC3 and wind power generators are enabled and controls activated.  
 1.7s: Key variables of the DC grid settled to rated values and power transfer resumes. 
We can see from Fig. 6 that a dead DC grid can be brought to normal operation and that DC hub can be used to 
energize dead DC systems. Even a passive AC system (AC3) can be energized from DC side using DC hub. It should 
be noted that during 0s-0.1s, AC voltage at AC2 is used to charge DC cable 2 through the diodes. Since peak line-line 
voltage of AC2 is lower than E2, there will not be overvoltage (as in the case of using the common bus AC voltage to 
charge an open circuit low voltage port through diodes) during the free-charging stage. 
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Fig. 6. Simulation results of starting a DC grid constructed by the LCL DC hub 
7.3 Response to unbalanced power orders in steady state 
Fig. 7 shows system response to step change of load (system 3) and then step in wind power (system 1). Two 
disturbances are applied successively. 1) A first disturbance of reducing the resistive load from 500MW to 250MW is 
applied at 3.0s, and therefore there is surplus power entering the hub. This is a difficult scenario since port 2 is at full 
power and it cannot further increase power. 2) A further disturbance of stepping the wind power from 1100MW to 
330MW is applied at 3.5s. 
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Fig. 7(a) shows that AC power of VSC1 and VSC3 reach their respective reference values in steady state. 
Rectifying mode is defined as positive power direction for Pac1 and inverting mode is defined as positive power 
direction for Pac2 and Pac3. At 3.0s the controller of Fig. 3(a) is activated and the output wind power reduces. Fig. 7(b) 
shows that the AC voltage at VSC3 is maintained to its rated value. It is also seen that the power balancing control of 
VSC1 reduces AC voltage at VSC1 after 3s which achieves power balancing. The wind farm voltage returns back to 
1.0pu at 3.7s when the hub restores to balanced state 
Fig. 7(c) shows the poweriqM of each port. 1
power
qM  and 2
power
qM are saturated during the time span of 3.0s to 3.5s, which 
is expected according to controllers in Fig. 2, and they move out of saturation after the power orders of the DC grid 
restores to balanced state. 
Fig. 7(d) shows that the values of each Miq and Mcq. Steady state value Mcq is nonzero only during the time span of 
3.0s to 3.5s when there is more injecting power order than absorbing power. Mcq restores to zero in steady state once 
the power order of the DC grid is balanced. 
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(c) poweriqM  
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(d) Miq and Mcq 
Fig. 7. Response to VSC3 load step at 3.0s and wind power step at 3.5s. 
7.4 Response to temporary and permanent faults 
Fig. 8 shows system response to temporary and permanent DC faults. A temporary DC fault with duration of 0.2s is 
applied at DC terminal of port2 at 3.0s, on detecting E2 lower than 0.7pu, port2 is tripped from the hub by its AC CB. 
Operating time of the AC CB is set to be 0.05s. On detecting E2 higher than 0.9pu, AC CB of port2 is re-closed. 
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A further temporary DC fault with duration of 0.2s is then applied at DC terminal of port3 at 4.0s; port3 is tripped by 
its AC CB at 4.05s and reconnected to the hub at 4.25s. Another permanent DC fault is applied at DC terminal of port1 
at 5.0s, and port1 is then tripped from the hub by its AC CB at 5.05s. 
Fig. 8(a)-(d) respectively show the DC power of the hub, DC voltages, capacitor voltages and AC voltages at VSC1 
and VSC3. 
During temporary DC fault at port2 (3.0-3.25s), Pdc2 drops to zero. Since there is temporary surplus injecting power, 
a temporary positive Vcq appears and is quickly controlled to zero. Fig. 8(d) shows the AC voltage of VSC1 temporary 
reduces to reduce the wind power transferred by VSC1. After removal the DC fault, the DC system is able to restore 
full power transfer capability. 
During temporary DC fault at port3, DC voltage at port3 temporary drops to zero, Ud3 also temporary drops to zero. 
System is able to restore full power transfer capability after removal the fault at port3. 
During DC fault at port1 (t>5s), there is surplus absorbing power immediately following the fault at port1 as both 
port2 and port3 are absorbing power from the hub before fault happens at port1 and cannot abruptly change its power 
directions. There is temporary drop of Ud3 and Ud3 quickly restored to rated value. Port2 automatically reverses its 
power direction after port1 has been tripped. 
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(a) DC power with temporary dc fault at port2 
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(b) DC voltages with temporary dc fault at port2 
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(c) Capacitor voltages 
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(d) AC voltages 
Fig. 8. Response to temporary DC faults at Port2, Port3 
7.5 Response to malfunction of the AC CB of the hub(port2 DC fault) 
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Fig. 9 shows response to malfunction of the AC CB of the hub. A permanent DC fault is applied at DC terminal of 
port2 at 3.0s and AC CB of port2 fails to timely trip because of malfunction but trips 1s after receiving the tripping 
command. The DC fault is therefore persistently applied at port2 for 1s. IGBTs of port2 remain in operation in this 
case since fault current remains below 2pu because of DC hub capability to inherently regulate fault current. If IGBTs 
are tripped the responses are similar as AC side of the hub is subjected to the same short circuit fault regardless of the 
tripping or operating of the IGBTs of the faulted port. . 
Fig. 9(a) shows DC power of all the ports, we can see the hub retains power transfer capability even with persistent 
DC fault presented. Fig. 9(b) shows the DC voltages. DC terminal voltage at VSC1 is controlled at 1.05pu, following 
the control strategy of Fig. 3(a).  
Fig. 9(c) shows the d-axis capacitor voltage, q-axis capacitor voltage and magnitude of the capacitor voltage. Vcd is 
lower than 1pu, as analyzed in (11). The capacitor voltage still retains high value and enables the remaining ports of 
the hub to continue to transfer power. 
Fig. 9(d)-(f) show phase A AC current of port1-port3. We can see that there is no overcurrent at any port even with 
a DC fault persistently applied at one port. The hub can operate with high security even if there is malfunction of the 
AC CB. 
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(b) DC voltages 
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(c) Capacitor voltages 
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(d) AC current of phase A of port 1 
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(e) AC current of phase A of port 2 
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(f) AC current of phase A of port 3 
Fig. 9. Response to malfunction of the AC CB of the hub. 
 
7.6 Operation under variable wind power 
Fig. 10 shows system response under variable wind power. Fig. 10(a) shows AC power of the 3 VSC converters 
where Pac1 is the wind power transferred by VSC1, Pac2 and Pac3 are respectively the active power absorbed by VSC2 
and VSC3 from the DC grid. We can see the wind power variation is absorbed by Pac2, while Pac3 stays un-affected. 
Fig. 10(b) shows the DC voltage at DC terminal of VSC1 and AC voltages at VSC1 and VSC3. We can see Vdc1 
stays below 1.05pu, since the power balancing control of Fig. 3(a) will not be activated during normal operation. There 
are AC voltage variations at VSC1 because of the wind power variation though AC voltage of VSC3 remains 
un-affected.  
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(b) DC and AC voltages 
Fig. 10. Operation under variable wind power. 
 
8 Conclusion 
A control system for the steady-state and post-fault power management in a dc grid with LCL dc hub is proposed. 
The automatic power balancing control at the VSC terminals and automatic power balancing control inside the LCL dc 
hub enables the whole dc grid to achieve fast power balancing even for extreme fault conditions. The designed power 
balancing controllers can be used as a highly reliable control method for the dc grid. It is shown that the power 
balancing controls remove the need of hardware dynamic braking choppers and resistors in a dc grid. The restarting 
sequence of the hub and the dc grid is developed which avoids any overvoltage even when connecting low voltage 
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ports or starting a dead DC load with non-isolated LCL DC hub. The simulation results on a representative 3-terminal 
DC grid confirm all conclusions. 
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